Regviz

Silicon Labs /BGM210PB22JIA /USART1_S /CLKDIV

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CLKDIV

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/USART0_S/CLKDIV#0x0

31282724232019161512118743000000000000000000000000000000000000000000DIV0 (AUTOBAUDEN)AUTOBAUDEN

Description

No Description

Fields

DIV

Fractional Clock Divider
AUTOBAUDEN

AUTOBAUD detection enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data